

IN THE CLAIMS

1. (Currently amended) A switch circuit (40) comprising:

_____ at least two input terminals (20, 22) and one output terminal (24),
_____ first switches (28, 30), each comprising a first and second port (44, 46), said first switches (28, 30) being electronically switchable between a first state, where there is a high insertion loss between the first and second ports (44, 46), and a second state, where there is a low insertion loss between the first and second ports (44, 46), where each of the input terminals (20, 22) is connected to a first port (44) of one of said first switches (28, 30), and

_____ a second switch (32) with at least two branch ports (48, 50) and a common port (52) coupled to said output terminal, said second switch (32) electronically switchable between different states, where in each state the insertion loss between one branch port (48, 50) and the common port (52) is low, while the insertion loss between the common port (52) and the other branch port (48, 50) is high, where each of the branch ports (48, 50) is connected to a second port (46) of one of said first switches (28, 30);

_____ wherein said first switches are each implemented using two anti-parallel PIN-diodes in series connection between first and second ports, and a driver terminal is connected between the diodes.

2. (Canceled)

3. (Canceled)

4. (Currently amended) Circuit according to claim 1, where the first switches ~~(28, 30)~~ are comprised of discrete electronic parts.
5. (Currently amended) Circuit according to claim 1, where the second switch ~~(32)~~ is an integrated circuit.
6. (Currently amended) Circuit according to claim 1, where a control circuit ~~(34)~~ is provided to synchronously control said first switches and said second switches ~~(28, 30, 32)~~.
7. (Currently amended) Circuit according to claim 1, where a control circuit ~~(34)~~ is provided comprising a control terminal ~~(38)~~, a first driver circuit and at least two a second driver circuits ~~(40, 42)~~, where the a first driver circuit ~~(40)~~ provides an in-phase voltage signal ~~(V_{sw})~~ to drive one of the first switches ~~(30)~~, and where the second driver circuit ~~(42)~~ provides an inverted voltage signal ~~(V_{sw})~~ to drive another of the first switches ~~(28)~~.
8. (Currently amended) Circuit according to ~~one of~~ claim 6, where the control circuit ~~(34)~~ is connected to an I2C transceiver ~~(36)~~.
9. (Currently amended) A receiver circuit for receiving a radio frequency signal, comprising at least two radio frequency input terminals, a tuner circuit ~~(42)~~ for receiving radio frequency signals at an input, and for generating baseband signals, and a switch

circuit ~~(10)~~ according to claim 1, where the input terminals ~~(20, 22)~~ are connected to the radio frequency inputs and the output terminal ~~(24)~~ is connected to the input of the tuner ~~(12)~~.